LOW POWER SCALABLE, HIGH PERFORMANCE VOLATILE MRAM BASED FPGA

R. Meena

PG Scholar, Department of Electronics and communication Engineering, P.S.R .Rengasamy college of Engineering for women, Sivakasi, Tamilnadu, India.

R. Geetha

Assistant Professor, Department of Electronics and communication Engineering, P.S.R .Rengasamy college of Engineering for women, Sivakasi, Tamilnadu,India.

Abstract

In this paper, we propose a new structure of FPGA based on Low Power MRAM technology; we name it LP-MFPGA (magnetic FPGA). FPGA based on SRAM technology has been developed in the last years, because of its high speed and near limitless number of reprogramming, however SRAM is volatile thereby the configuration information and the intermediate data will be lost when power is turned off. By using MTJs (magnetic tunnel junction) as the storage elements of FPGA, we can realize the non-volatility of FPGA, and then we will not need the external memory. In our simulation, the start-up time of circuit can be decreased up to some hundred pico seconds. Except for the rapid start-up time, we can also configure the algorithm and logic function of the FPGA circuit very simply and rapidly. The other advantage of using LP-MRAM technology is that we will not enlarge the circuit surface, because the storage element MTJs are on the semiconductor surface. The proposed cell is dynamically reconfigurable in the background, which makes it a proper alternative to replace the SRAM cells of conventional field-programmable gate arrays (FPGAs) for the development of NV-FPGAs .In this design the cache memory architecture allows to change the memory organization and size of its memory by using a cache size controller unit and way controller unit, to improve the processor performance and reduces the energy consumption, and using all available memory size for all possible organization that can be selected. The results show the simulation of the design. This design is synthesized using (Xilinx ISE Design Suite 12.1) and simulated using (Xilinx ISim simulator).

Introduction

Engineering education at Universities are always suffering from the mismatches between rapidly advancing technology at the side of industry and slowly evolving course materials at the side of University. In the major of computer science and computer engineering, such mismatches seem to be more frequently observed than other science and technology department since the IT technologies have been advanced faster than others. To solve the IT education problems, IEEE Computer Education Society and other IT related society have worked on the education issues from few decade ago. In a current commercial computing system, many core processors are major products of many chip manufacturing vendors (e.g., Intel, AMD, nVidia) [1, 2, 3, 4]. Quad or hexa-core processors are not only available for high-performance computing but also available for general computing in desktop PC computers. Moreover, those many core systems are also used in mobile phones. However, in the undergraduate course work of computer science (CS) or computer engineering (CE), there is not yet enough classes for many core system architecture and

programming. In consequence, a many core processor is one topic of such mismatches paradigm happen between academia and industry. Recently, there have been parallel programming classes in which the lectures on practical CUDA or Open CL parallel programming languages are provided [5, 6]. However, it seems that there is no enough class on the many core processor at the viewpoint of a computer architecture. Some advanced chapters of textbooks in computer architecture classes cover the theoretical points of modern high-performance many core processor architectures, but they do not provide actual design or In the literatures of CS and CE educations, there have been many work so far with long history for supporting teaching materials and for establishing course contents that are efficiently deliverable to CS and CE majored university students with better understanding [9]. In [10], the authors have develop a computer-aided teaching package for teaching a processor architecture. The CAT is composed of an assembler and a graphics simulator. In the study, a simple Z80 model is used as a processor model. Similar to [10], a simple processor simulator has been developed as a teaching tool for first-year undergraduates [11]. As a program run on the simulator, the tool shows a snapshot of the processor internals such as register values and program counter. In [12], simple micro-architectures are used as a processor education model for first-year students of computer science with a graphic tool that visualize the operations of the micro-architectures. The authors in [13] have presented a graphical and interactive tools for reduced instruction set computer processor and memory simulator. Through those visualizing tools, undergraduate students can actively learn theoretical concepts covered in computer architecture classes. It is a unique feature of [13] that the simulator can be configured into processors of having many different levels of complexity from a simple processor without caches or pipelines to a highly complex one with caches and superscalar execution. The core idea behind [10, 11, 12, 13] is supporting visualization tools for better understanding of computer architecture operations. In addition to [10, 11, 12, 13], many of similar visualization approaches have been performed so far in the computer science education society. Another research trend of the processor education in CS / CE is employing an FPGA devices. The programmability of the FPGA is a very fascinating feature in processor design educations because students can make real working processor chip by downloading their designs to the FPGA as opposed to just experimenting software-based simulations. Furthermore, unlike ASIC designs that require at least few months for their implementations, the FPGA device provide a quick verification/test cycle and easy modification capability. Consequently, students can experience all the process of designing a actual product by working on designing, implementing, testing, and debugging processors using a commercial FPGA development boards [14]. Many educational purpose FPGA development boards are available at the University Programs provided by main FPGA chip vendors such as Altera and Xilinx [15, 16]. In [17, 18, 19, 20], an FPGA device has been used as their educational teaching platforms for demonstrating real working processor to students. In [21], the authors have discussed some usage of a FPGA device in teaching processor design class. Most importantly, students can have much motivation toward their learning for computer architecture because developing a real working processor can be a unique experiences. Our goal of work is to provide the educational processor architecture model that follows the recent trend of microprocessor market so that students can feel much higher motivation for their learning.

Problem Identification

Indeed, from the 1990s, the researchers concentrated on innovation and the implementation of a new design: "co-design". However, until the end of the design of dedicated systems is not implemented than on printed circuit boards. Today, the technological development of Submicron with an integration rate of more than one million of transistors has opened the door to the implementation of these systems on a single Chip. This new generation of embedded systems (SoC: "System on Chip") allows to master problems even more complex due to the fact that with a single chip performance (MIPS or FLOPS) higher than those that can be realized with a card. A key phase in the design of SoCs is integration of IP ("Intellectual Properties") blocks that makes operation difficult and expensive in design time. Few studies have been interested in this problem of synthesis communication interface. The constant need for better, faster and more power-efficient electronic systems, has stimulated the need for innovation in every design level. For years, engineers have been pushing the boundaries of Synchronous design, inventing ingenious ways to meet the requirements posed by the electronics industry. Recent years though, have seen an increased focus on Self – Timed system design as an alternative. This paper is a technical report detailing the design of an Asynchronous Memory Controller module.

Existing Work

The dynamic memory controller plays an important role in system-on-a-chip (SoC) designs to provide enough memory bandwidth through external memory for DSP and multi-media processing. As the multimedia applications are growing rapidly past a decade. The applications of multi-media for processing high resolution video, data and audio sequences are known to require a high speed and high-density memory port. The memory is required for data storage in real time applications, the memory controllers support DDR3/DDR2/DDR/SDRAM memories and it can be configured according to their requirements. In spite much research on performance improvement, the external memory performance is lagging. Hence the memory controller is essential. The proposed architecture of multiport memory controller is designed for flexible communication between the master and the slave ports and also the communication speed is increased as the design contains a number of buffers for, and also embedded memory for configuration storage and an arbiter including round robin scheduling scheme for scheduling the read/write accesses. The design is modelled in Altera and the read/write simulation results are acquired in Modelsim 6.6a using an external DDR3 SDRAM memory.

Lerroelectric RAM history

The development of FRAM dates back to the early days of semiconductor technology. The idea was first proposed in 1952, but it took many years before the idea started to be developed properly as the technologies required to implement it did not exist. Some work on the technology was started in the 1980s, and then in the early 1990s a part of NASA undertook work into the technology for detecting UV radiation pulses. However around 1999 the first devices were produced and since then

Vol	lume	6
-----	------	---

companies including Ramtron, Fujitsu, Texas Instruments, Samsung, Matsushita, Infineon and other have been using the technology.

FRAM usage

Currently ferroelectric RAM is not as widely used as many of the more established technologies including DRAM and Flash. These technologies have become well entrenched and their use is widespread. As developers often tend to rely on trusted technologies that are guaranteed to deliver the performance they require, they are often reluctant to use technologies like FRAM that are not guaranteed to deliver. Also issues like memory density that limit the size of memory available have caused them not to be so widely used. However FRAM technology is now being embedded into chips using CMOS technology to enable MCUs to have their own FRAM memories. This requires fewer stages than the number required for incorporating Flash memory onto MCU chips, thereby providing some significant cost reductions.



A further advantage, apart from the non-volatile nature of the memory is its very low power consumption which lends itself admirably to use within MCUs where power consumption is often a key issue.

Proposed Hierarchical Test Integration Architecture

The proposed hierarchical test integration architecture for 3D ICs. The test integration architecture consists of two control interfaces, the master control interface (MCI) and the slave control interface (SCI), for controlling DFT circuits within dies and handling test operations of a 3D IC. If a 3D IC has N dies, one MCI is integrated with the master die (i.e., the bottom die) and each die of N - 1 non-bottom dies has an individual SCI. Furthermore, if a 3D IC with hierarchical designs, the number of dies with MCI in the 3D IC is larger than 2. As Fig. 1(a) shows, the TCK, TDI, TMS, and TDO are the test pads of each die. The TDITD or TDITU in a layer denotes the TDI

port connected to the TSV in which the test data is transported from the lower layer or higher layer, respectively. The TDOTD or TDOTU denotes the TDO port connected to the TSV in which the test data is sent to the lower layer or higher layer, respectively. When the board-level test is performed, only the MCI in the bottom die is enabled and the MCIs and SCIs in non-bottom dies are idled. When the 3D IC testing is considered, the instructions for the MCIs and SCIs are loaded in a hierarchical way. After the instructions in the test interfaces are loaded, the DFT circuits in the 3D IC can be accordingly controlled. Detailed test control flow will be introduced later.Clearly, the test interfaces transport the test data through the serial TDI-TDO path. Therefore, the parallel test data transportation mechanism should be implemented to reduce the testing time of the 3D IC. As Fig. 1(a) shows, an inter-die test access mechanism (TAM) can be implemented for test data transportation among the dies of a 3D IC. TAM architectures proposed for SOC testing also can be used to implement the inter-die TAM. Hereafter, we thus do not cover the design of inter-die TAM.

Result and Discussion



Figure 2 Base Area @ 202 Slices

The Area analysis of Base system is shown in above fig 2. This analysis mainly concentrated on the total number of slice registers and the slice LUTs in the entire system and the number of slice registers and the slice LUTs used to obtain the output. Hence, the available numbers of slice registers are 93,296 and the used numbers of slice registers are 202. The available slice LUTs are 46,560 and the used number of slice LUTs are 202. The utilization of slice register is 1% and the slice LUT is 4%.

Volume 6)
----------	---

XIIInx XPower Analyzer - Mierarchica	(Base nod + [Table Vie	W	Testing .	a (Cherry	11.0	
Elle Edit View Icols Help						6
* 🗐 🗸 🕲 🖻						
end Norgano end Norgano Conference Level Defast Aconty Rates Conference Level Defast Conference Level Defast Defast Defast Defast Source Defast Defast Defast Defast Defast Defast Defast Defast Defast Defast	A A Control Fordy Ford Fordy Ford Ford	8 ■ extends = c66/72 =	C D E: F De-Ch0: Pwer (W) Eness: 8.000 Expet: 8.000 Synet: 8.000 Ele 3.000 Ele 3.000 Ele 3.000 Ele 3.000 Ele 3.000 Trans Provides	G H Unot Avabable (thtorine (c)) G − − − 200 44645 000 112 − − 213 348 525 415 − − 213 348 525 415 − 2 114 20 0 000 100 100 114 20 0 20 0	J K L M Scrett Vision Total Opria Total Opria Vision 2000 2000 Opria Vision 2000 6000 0000 Vision 2000 6000 0000 Scopit Priver WV 0.000 0.000 0000	N MR Datoret 2000 0.000 0000 0.000 0.000 0.000 me Datoret 0.000 0.000
5/3	Table Ver	(
and lost the newl 2. A post FAR simula frequencies 3. The clock frequen XPower Analyzer G Design 'Hierarchical_B	y generated PCI tion-generated cy for clocks : UI and then app ase.ncd' and co	/ file into XPow VCD or SAIF fil in the "By Type blying "Opdate F whatraints 'Hier	er Analyzer) e indicating clock -> Clocks" view in : ower Analyzis" archical_Base.pcf'	the spened successfully		
•						

The Power analysis of Base System is shown in above fig 3. This analysis mainly concentrated on the number IOs in the entire system to obtain the output. In the entire system, the available numbers of IOs are 206 and the IOs used to obtain the output are 348. The utilization of power is 63.3%(0.064W).



Figure 4 Base Speed @ 306.208MHz

Volume 6	Issue 1	June 2020	www.irjes.psyec.edu.in
----------	---------	-----------	------------------------

The Speed analysis of Base is shown in the above fig 4. This analysis depends upon the maximum range of frequency. Hence, the maximum range of frequency used to generate the output is 306.202 MHz.



Figure 5 Base Latency @ 3.266ns

The Delay analysis of Base System is shown in above fig 5. The Main concentration of delay analysis is based on the time taken to obtain the output from the time of applying input. Hence, the total time required to XST the completion is 3.266ns.

] 2월문년 ▲ 학교× 비여 ▲ 분운호율	2 🗟 🔽 🗟 E	1 1 2 PR P2 7 9						
gr	+33× 🦉	E Design Overview	1	Hierarchical_Base Pro	ject Status (10/1	6/2019 - 1	(4:40:52)	
View: 🔮 🕼 Inclementation 🛞 🙀 Sinulation		- B 108 Properties	Project File:	VER_6.xise	Parser Errors:		No Errors	
Hierarchy		- 📓 Module Level Utilization	Nodule Name:	Herarchical_Proposed	Implementation	State:	Placed and R	louted
VER 6	-		Target Device:	xt6six75t-3fgg676	•Errors:		No Errors	
 Kossov se siggovo Hierarchical Base - Hierarchi 	c	- Clock Report	Product Version:	ISE 12.1	• Warnings	5:	137 Warnings (137 new)	
Construction and the second seco	5	- 🕜 Static Timing - Errors and Warnings	Design Goab	Balanced	• Routing Results:		All Signals Completely Routed	
		Parser Messages Surthese Messages	Design Strategy	Xim Default (unlocked)	• Timing C	onstraints	straints: Al Constraints He	
Historia and Antonia and An		- Translation Messages	Environment	System Settings	• Final Tim	ing Score:	s 0 (Timins Report)	
No Processes Running		- Map Messages						
Processes: Hierarchical_Proposed - Hierarchical_Proposed		- Timing Messages	-	Device Utili	zation Summary	tion Summary		1
Design Summary/Reports		- Bitgen Messages	Slice Logic Utiliza	ation	Used	Available	Utilization	Note(s)
User Constraints	8	E- Detailed Reports	Number of Sice Res	gisters	84	93,295	1%	
🗄 🚺 🛕 Synthesize - XST		- 🖹 Synthesis Report	Number used as	84				
Complement Design Translate		Design Properties	Number used as Latches Number used as Latch-thrus		0	-	-	
B CLO Map		Optional Design Summary Contents			0		-	
🗄 🚺 Place & Route		- E Show Clock Report		AND/OR logics	0			
Generate Post-Place & Route Static Timing Analyze Timing / Floorplan Design (PlanAhead) View/Edit Routed Design (PPGA Editor)		- E Show Failing Constraints	Number of Sike UUT	3	45	45,648	1%	
		- E Show Errors	humber used as	logic	5	45,648	1%	
10 Dower Analyzer			Number using	O6 output only	4		15.0	
G Generate Power Data	+		A sher and	Of a text task				

Figure 6 Phase 1 Area @ 84 Slices

Volume 6Issue 1June 2020	www.irjes.psyec.edu.in
--------------------------	------------------------

The Area analysis of Proposed system is shown in above fig 6. This analysis mainly concentrated on the total number of slice registers and the slice LUTs in the entire system and the number of slice registers and the slice LUTs used to obtain the output. Hence, the available numbers of slice registers are 93,296 and the used numbers of slice registers are 84. The available slice LUTs are 46,645 and the used number of slice LUTs are 84. The utilization of slice register and the slice LUTs is 1%.



Figure 7 Phase 1 Power @ 35.2% (0.064W)

The Power analysis of Proposed is shown in above fig 7. This analysis mainly concentrated on the number IOs in the entire system to obtain the output. In the entire system, the available numbers of IOs are 46 and the IOs used to obtain the output are 348. T the utilization of power is 35.2%(.064W).

10 E Roject Narigator (M33d) Dubtic 2020 & EUNerwork (E. KVER, Kvier, Bailer, B. 2: E Mai Stati View Popicat Source Structure Structure Source Structure Stru	sign Summary Onp Help Belp Help B K	iementes	Clock Information:		(C) ×
👔 Veux 😻 🏭 Implementation 🗇 🙀 Sinulation	0	- Synthesis Messages			
Je Hierarchy	0	- Map Messages	Clock Signal	Clock buffer(FF name)	Load
 WER,6 I subsk/35-71;g6/76 I subsk/35-71;g6/76 I Herarchia, Base - Herarchia. 	0	Place and Route Messages Brining Messages Brigen Messages	clock	BUFGP	84
E VU - CelL MRAM - CelL - VU - MRAM controlle B VU- MRAM controlle		In Implementation Messages Detailed Reports Synthesis Report Transistion Report	Asynchronous Control Sign	als Information:	
Constant Floring Constant Floring Constant Floring Constant Floring Constant Floring Constant Constant		May Report May Report Price and State Report Price and State Report Price Report State Timing Report	Be asynchronous control a Timing Summary: Speed Grade: -3 Minimum period: 1.4700 Minimum input arrival Maximum output require Maximum output req	reprais found in this design as (Maximum Frequency: 680.160HEg) time before clock: 4.35ms d time after clock: 5.320ms path delay: No path found anneeconds (ms)	
Start 12, Desgn () Hes () Larates		Desgr Suite Welteriter 🔝 🔟 Desgr S	iumnery (Inplemented) 🚺 📃 Herarch	ical_eest_arcrisht 🔝 📳 SON_controler.nhd 🖸	1
Errors					+□đ×

▲.

Figure 8 Phase 1 Speed @ 680.156MHz

The Speed analysis of Proposed is shown in the above fig 8. This analysis mainly depends on the maximum range of frequency. Hence, the maximum range of frequency used to generate the output is 680.186MHzMHz.



Figure 9 Phase 1 Latency @ 1.470ns

.

Volume 6	Issue 1	June 2020	www.irjes.psyec.edu.in
•			•

The Delay analysis of proposed system is shown in above fig 9. The Main concentration of delay analysis is based on the time taken to obtain the output from the time of applying input. Hence, the total time required to XST the completion is 1.470ns



Figure 10 Stand alone Testing based 3d-MRAM Controller with MRAM Area -81



Figure 11 Stand alone Testing based 3d-MRAM Controller with MRAM Speed :422.779MHz

.....

ISE Project Navigatin' (M.53d) - 0/2019-2020/Meens/VER_7/VER_7/vice - [0	esign Summary (Translated)				
te par jew Pojer parce Porces joos ginoow use	23 🗊 3 🗆 🖛 5 2 20 2 5 2 4		(=11)		
Image: Second	H C F X C F X C F X C F	MOTE: THESE TINING UNDERS ARE OULY A SYNTHESIS ESTIMATE. YOR ACCURATE THING INVOLVE AND FURSHE REFER TO THE IN GENERATED AFTER FLACE-mod-ROUTE. Clock Information:			
A construction of the analysis Processes Press 2 - Press 2 Processes Press Press Press 2 Processes Press Press Press Press Press 2 Processes Press P	All Implementation Messages Datalel Report Detailel Report Synthesis Report Top of Report Synthesis Report Synthesis Report HDL Parior HDL Synthesis Advanced HDL Synthesis Advanced HDL Synthesis Advanced HDL Synthesis	So asynchronous control Timing Summary: Speed Grade: -3 Minimum period: 2.34 Minimum toput arrive Maximum couput require Maximum couput require Maximum couput require Maximum couput require	signals found in this design ions (Maximum Prequency: 422.779801s) 1 time beforme clockt 4.456a red time after clockt 4.456a il path delay: 2.867as		
Sut 12 Dogn i Fie i branes resolved. A pin mame misspelling can cause this mass minmatch between the block mame and the so misspelling of a type mame. Symbol 'TXU' is not 'spartan6'.	BEDeugs ünd mit Gener D I Dang , a missing delf or nge file, if or nge file mame, or the supported in target	n Summary (Tansistres) 🚺 🕒 Mase	2,meraidd 🗋 🖻 GR3,menosidd 🔝 🖻 R02,41,41 ↔ D Ø		

Figure 12 Stand alone Testing based 3d-MRAM Controller with MRAM Latency: 2.365 ns

Vilinx XPower Analyzer - Phase 2 and	- [Table Vew]	Sec.	-	-		-	1.1	-				Х
Ele Edit View Tools Help											6	. E X
38 003												
Egent Newgare	×	В	C D	E F	G	н	1.1	K L	R	N		
Yeur Confidence Lorel Confidence Lorel Data P Hemodry P (both Donam P (b) (b) (both Donam P (b)	Devoe Fanty Pat	utartori E utartori E utartori E utartori E Toria 250 Utartori I Utartori I Utartor	Cin Chip Gradu Jagensi Ola Segress Ola Lawlage Total Titemsi	Power (W) 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.065 0.665	Ubed / Availat 1 23 44 71 100 100 100 100 100 100 104	k Usedon (4) 	Supply S Source Viceur Viceur Viceur Supply F	Summary T Votace Cum 1 200 2 550 2 550 7 Tower (A)	22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ec Quractori (W Currett (W) 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000		
Wews	Table V	BW										
 A not load the nexl; 2. A post DRA similar frequencies 3. The clock frequent XFower Analyzer G Design 'Phase_2.nod' ar 	y generated P lion-generate by for clocks II and then a ad constraint	CF file into XP d VCD or SAIF f in the "By Typ pplying "Update s 'Phase_2.pcf'	wer Analys le indicat -> Clock: Power Anal opened sug	rer) ting clock " view in th ysis" tocessfully	ie							
Progress Report Warning En	or.											
Ready												

Figure 13 Stand alone Testing based 3d-MRAM Controller with MRAM Power Consumption:28.8%





#U#/	0	Design Overview	1	Phase_2_Meena Proje	ct Status (02	/16/2020 - 19:18:	17)	
iew: 🔮 🗓 Implementation 🗇 🛃 Smulation	- 0	108 Properties	Project File:	VER_7.xise	Parser Err	ors:	No Errors	
Hierarchy		Module Level Utilization	Hodule Name:	Phase_2_Keena	Implemen	tation State:	Synthesized	
a 🖹 00 - MCI - MCI (MCLvhd)		Finout Report	Target Device:	xc6sbx75t-3fgq676	۰Ľm	ors:	No Errors	
B V U2 - MCI - MCI (MCLynd)	G	- 🗍 Clock Report. 😑	Product Version:	DSE 12.1	• Wa	imings:	14 Warnings (2 new)	
🚊 🚺 UB - SCI - SCI (SCLvhd)	1	- G Static Timing	Design Goal:	Balanced	• Ro	uting Results:		
Verb Phase Z, Meene - Phase Z, Meena (Phase Z, meena.vhd) PRI - Beronfin memory - Bebevioral (ORI B, memory.vhd)	3	Parser Messages	Design Strategy:	Sinx Default (unlocked	• Tir	ning Constraints:		
M1 - MUX_441 - MUX_441 (MUX_441.4hd)	M	Synthesis Messages	Environment:	Sveten Settings	+ Fin	al Timing Score:		
- M2 - MUX 4x1 - MUX 4x1 (MUX 4x1 who)	12	Translation Messages						
Mu - Int - Int (UT_SSAM)		Place and Route Messages	()	Device Utilization Sum	many (estima	ted values)		
п. •		Timing Messages	Logic Utilization	Use	1	Available	Utilization	
🛟 No Processes Running		All Implementation Messages	Number of Sice Regi	sters	2	93296	0	
Processes: Phase 2 Meena 2		🕒 Detailed Reports	Number of Sice LUTS		1	46548	0	
Design Summary/Reports	W.		Device Decention	Number of fully used	UUT-FF pairs	0	3	0
Design Utilities			Enable Message Filtering	Number of bonded 2	DEs	43	348	12
E () Synthesize - XST			Optional Design Summary Contents	Number of BUFG/BUF	FGCTRLs	1	16	5
View RTL Schematic		— E Show Clock Report — E Show Feiling Constraints	Annual Contractory					
Check Syntax	1		1	Details	d Bennete			
Generate Post-Synthesis Simulation Model		- I'' Show Errors	Report Name	Statur Consister	a neports	Cassar Wraninge	Infor	
Complement Design Figure 2			Surthane Canast	Durrent Sun Selo 15	0.10.11.010	C Id Warran	Annual 15 Infine (C	
Stat R ⁴ Porters D Else D Hitratier	10	195 Decess Side Solo Center 🗍 📚 Decise Su	(Contractor)	B Phase 2 mart	100 D 101	CRIE mentre de	A D MAY A	
			in the second					

Figure 15 Reconfigurable Memory Area: 2







Figure 17 Reconfigurable Memory Power: 12.5 % (0.064)



Figure 18 Performance Metric (Area)



Figure 19 Performance Metric (Speed)



Figure 20 Performance Metric (Power Consumption)



Figure 21 Performance Metric (Latency)

Comparison Table for Performance Analysis

	Area (%)	Speed (MHz)	Power Consumption (W)	Delay (secs)
Base System	202	306.208	63.3	3.266
	202		63.3	
Proposed System	84	680.156	35.2	1.470

Table 1 Performance Analysis Comparison

The above comparison table shows the various parameter metrics such as Area, Speed, Power and Delay respectively. While comparing both Base system and proposed system, the Proposed is more efficient.

Conclusions

The properties of five manufactured SCMs are presented to illustrate trade-offs available to tune performance for leakage power, area cost, robustness, and access time. Lowest leakage power is achieved using a D-latch as storage element that has stacked transistors with longer channels. Using area dense latch architecture with fewer transistors and 3-state drivers as read-logic results in the lowest area cost.

The D-latch has the highest static noise margin, and therefore, offers the lowest retention voltage. Implementing the read-logic with CMOS mixes improves the read access performance over 3-state driver based read-logic

The main objective in designing the cell by using Magnetic Random Access Memory (MRAM) is to reduce the total power consumption and data reliability. Since the MRAM is the non-volatile memory so in the absence of power supply also it provides reliability, and it consumes less amount of input supply voltage for read and write operation.

Furthermore, faster GP transistors improve access-time at a cost of leakage power increase. A flexible memory is designed by using an SCM instead of an SRAM macro, e.g., allowing a change of the number of read/write ports in the RTL code.

Furthermore, minimal engineering effort is required to change the performance properties of the SCM, i.e., replacing the storage element with a latch optimized for area cost, leakage power or access time. As an example, a single redesigned latch makes the area dense dual bit pass-latch push the area break-even point between SCMs and full-custom sub-VthSRAMs to 2 kb for single-port SRAM and 4–6 kb for dual-port SRAM.

References

- 1. Multi-core processor, http://en.wikipedia.org/wiki/Multi-core_processor.
- 2. Intel MIC, http://en.wikipedia.org/wiki/Intel_MIC.
- 3. Bulldozer (microarchitecture), http://en.wikipedia.org.
- 4. Comparison of Nvidia graphics processing units, http://en.wikipedia.org/wiki/Comparison_ of_Nvidia_graphics_processing_units.
- 5. Vidia Corporation, CUDA C Programming Guide, http://docs.nvidia.com/cuda/cuda-c-programming-guide/.
- 6. Khronos Group, OpenCL Overview, http://www.khronos.org/opencl/.
- 7. A. Patterson and J. L. Hennessy, "Computer Organization and Design: The Hardware/Software Interface", Morgan Kaufmann, (1994).
- 8. D. Harris and S. Harris, "Digital Design and Computer Architecture", 2st Edition, Morgan Kaufmann, (2012).
- 9. IEEE Education Society, http://www.ewh.ieee.org/soc/es/esinfo.html.
- 10. H. B. Diab and I. Demashkieh, "A computer-aided teaching package for microprocessor systems education", IEEE Transactions on Education, vol. 34, no. 2, (1991).
- 11. W. D. Henderson, "Animated models for teaching aspects of computer systems organization", IEEE Transactions on Education, vol. 37, no. 3, (1994).
- 12. J. R. Arias and D. F. Garcia, "Introducing computer architecture education in the first course of computer science career", IEEE Computer Society, (1999), pp. 37-40.
- M. I. Garcia, S. Rodriguez, A. Perez and A. Garcia, "p88110: A Graphical Simulator for Computer Architecture and Organization Courses", IEEE Transaction on Education, vol. 52, no. 2, (2009), pp. 248-256.
- Y. Zhu, T. Weng and C. Cheng, "Enhancing learning effectiveness in digital design courses through the use of programmable logic boards", IEEE TRAN. Education, vol. 52, no. 1, (2009) February, pp. 151-156.
- 15. Altera University Program, http://www.altera.com/education/univ/unv-index.html. [16] Xilinx University Program, http://www.xilinx.com/university/.